

# ISAF '94

## PROCEEDINGS

of the  
Ninth  
IEEE

International Symposium on  
Applications of Ferroelectrics


Editors:

R. K. Pandey  
Michael Liu  
Ahmad Safari



Penn State Scanticon Conference Center  
The Pennsylvania State University  
University Park, Pennsylvania  
USA  
August 7 - August 10, 1994

IEEE Catalog Number 94CH3416-5



# Pyrotransistor - GaAs FET With a "Pyroelectric Wafer" Gate

Y.M.Poplavko, V.A.Moskalyuk, A.I.Timofeyev and Y.V.Prokopenko  
Kiev Polytechnic Institute, 37 Peremogi Ave, 252056 Kiev, Ukraine

**Abstract.** The multifunction properties of GaAs and other III-V semi-insulating crystals can be expanded by the artificial decreasing of their electric response symmetry that could be transformed from piezo- into a pyroelectric class. An artificial pyroelectricity of III-V type semiconductors can form a basis for one-crystal pyroelectric sensors. The voltage sensitivity of GaAs (111)-cut corresponds to one of PZT pyroelectric ceramics so the GaAs wafer could be used as thermal-to-electric transducer in a new microelectronic device named "pyrotransistor" that is uncooled far infrared detector based on MESFET technology.

## Introduction

The current tendency for modern night vision system's development is the increase of sensor elements number in the receiving matrix (focal plane array). This permits to get rid of optic-mechanical scanning unit and reduces the requirements to sensor element sensitivity because the response is accumulated at all frame duration. The essential feature of such elements is quite uniformity so the sensitivity of each separate elements should differ no more than 0.1%. Such uniformity is possible to realize with the application of the modern microelectronic processing. However, far infrared semiconductor sensors use photoconduction and need cooling.

Modern uncooled sensors are based on pyroelectric effect in some polar dielectrics. Pyroelectric ceramics is possible to integrate with semiconductor by microelectronic technology[1]. But the main problem of pyroelectric integrated sensor is to provide negligible thermal contact between pyroelectric transducer and high thermally conductive silicon wafer. So such arrays really need complicated system of packaging. Moreover, the rigid bound of several materials with sharp distinction between their chemical and thermal properties poses problems for technology. For example, as water-soluble pyroelectric-champion TGS so crystals of LiTaO<sub>3</sub>-type are difficult to integrate with semiconductor matrix processor. Moreover, all pyroelectric cells of such hybrid type "pyroprocessor" have different sensitivity so the effect from this matrix fall short of its ideal.

The possibility exists to use the artificial pyroelectricity in III-V polar semiconductors in order to apply the potentialities of microelectronics for one-crystal thermal imaging[2]. In the proposed case the GaAs-type wafer is a pyroelectric transducer itself while amplifiers and other microelectronics is no more than very thin epitaxial layers with an ultra low thermal mass.

## III-V Crystals Polar Properties

Gallium arsenide type crystals, in the first place, are semiconductors and, secondly, they are not pyro- but piezoelectrics. Nevertheless, it will be shown from here on how to get artificial pyroelectric response from piezoelectric of GaAs symmetry.

Piezoelectric and all the more pyroelectric properties of semiconductors have usually been out of consideration because of charge carriers screening effect. But in this work *charge generation process* is ignored so the term *charge separation* [3] has to be used. By this means semiconductor lattice is considered as dielectric and the only electric polarization should be taken into account. This is well represented by semi-insulating GaAs but largely for its solid solutions with AlP.



As a matter of fact, polar properties of GaAs type crystals was taken into account for charge carriers mobility and at the sacrifice of this polarity Gunn effect has been supposed. The goal to be sought is to transform the passive i-GaAs wafer into an active thermal-to-electric energy transducer. It is known that only the crystals of pyroelectric symmetry is operable as such transducers while GaAs type crystal are nothing more than piezoelectric.

Pyroelectricity is based on the spontaneous polarization  $P_s$  temperature dependence (the primary pyroeffect). The symmetry requires pyroelectric crystal to have unique polar axis which direction coincides with  $P_s$ . It is important that pyroelectric coefficient  $p_1$  includes also secondary coefficient from piezoelectrically transformed thermal strains. Only 10 from 20 piezoelectric classes of crystals allow pyroelectricity (primary and secondary). Others 10 piezoelectric classes show "latent" polar structure that is self-compensated if crystals are stress-free. But polarity manifests itself over a very wide limits: thermal conductivity of polar crystals is much less than non-polar ones and their thermal expansion coefficient passes through zero at low temperatures (at 60 K for GaAs) instead of showing  $T^3$ -dependence). Polar crystal microwave fundamental (lattice) absorption is vastly superior ones of central symmetric crystal and shows the low-temperature maximum of quasi-Debye type. Etching of (111)-GaAs plate depends crucially on "+" and "-" faces just as in pyroelectric crystals. At last, the growing GaAs crystal can swim in its melt just as the ice in the water because the arrangement of crystal polar bonds expands the material.

Recently it has been originally shown that uniform thermal influence induces pyroelectric response in all 20 piezoelectric classes of crystals if they are partially clamped [4]. In the case being considered the GaAs unit cell possesses an octupole-type latent polarity which has to be totally compensated because of its four 3-fold polar axes are crossing at angle of 109.5°. But the self-compensation could be artificially broken due to a partial limitation of strains under the special boundary conditions.

## Thermomechanically induced response

Thin GaAs crystal plate of (111)-cut shows a longitudinal piezoeffect  $P_3 = e_{33} x_3$  where "3" is [111]-axis and transverse piezoeffect  $P_3 = (e_{31} + e_{32}) x_3$ . The sum of piezoelectric coefficients  $e_{31} + e_{32} + e_{33} = 0$  so any scalar influence totally compensates each other if crystal is



free to expand. This compensation is shown on Fig.1b for GaAs crystal thermal treatment: piezoelectric contribution from the longitudinal strain component  $x_3 = a \Delta T$  is compensated by two transverse components  $x_1 = x_2 = -a \Delta T$ . If the last ones are forbidden by planar clamping the polarization  $P_3 = e_{33} \cdot a \cdot \Delta T$  will imitate "pyroelectricity" ( $a$  is thermal expansion coefficient). So the used effect is equivalent to the secondary pyroelectric effect that is inherent to pyroelectrics but previously unknown in piezoelectrics.




Fig.1. Thermal treatment of semi-insulating GaAs thin plate cemented on silica (a); thermal strains produce polarization (b).

Any variation of  $P_3$  with the temperature produces in GaAs artificial pyrocoefficient:

$$p_3 = dP/dt = 2\sqrt{3} d_{14} a / (4 S_{11} + 8S_{12} + S_{44}),$$

where  $d_{14}$  is piezoelectric constant and  $S_{ij}$  is elastic compliance. It is evident that (111)-cut shows a maximum of effect. The angle dependence of  $p$  in the spherical coordinates is:

$$p(\theta, \varphi) = p_3 \sin 2\theta \sin \theta \sin 2\varphi$$

where  $\theta$  is the angle deflection from  $[111] = 3$  axis and  $\varphi$  is azimuth.

In our "static" experiments thin GaAs plate was cemented to hard substrate (fused silica in Fig.1a) with low thermal expansion coefficient. This is convenient for performing measurements but for device application the finned structure (produced by special etching) is sufficient to provide planar strains limitation. For the same purpose wafer-transducer could be compressed in its plane bounded by a rigid ring. In any case, only thermally induced thickness strain should be permitted and just in the direction of  $[111]$  type polar axis.

It was obtained that GaAs "pyrocoefficient" is  $1.5 \cdot 10^{-6} \mu C/m^2K$  with the voltage sensitivity  $S_v = 0.02 m^2C^{-1}$ . Our investigations show that some of III-V semiconductors that is capable to form solid solutions with GaAs have these parameters 10 times more. Above all, they are much closer to dielectrics than semi-insulating GaAs.

#### Construction of Pyrotransistor

GaAs type artificial "pyrotransducer" integrated with FET amplifier can be basis of a new microelectronic device named "pyrotransistor". The last one consists of MESFET with submicron channel that can be realized out of thin epitaxial layer deposited onto (111)-cut wafer operating as a "pyrogate".

Infrared radiation could be absorbed as by a special IR-absorbent covering the back side of wafer so due to internal IR absorption of wafer

(that could be explained by III-V crystal lattice and by its imperfections and doping).

The first method is usually used in the pyroelectric detectors based on the ferroelectric materials with the very high IR reflection and large near-surface IR absorption. Thermal diffusion from IR-absorbent to pyroelectric boundary operation speed. As applied to semi-insulating GaAs, the modulating frequency about 1 KHz is required at which the temperature wave length in GaAs wafer is about 100  $\mu m$ . The more this wafer could not essentially increase the "pyroelectric" response.

The occasion of internal absorption seems to be more interesting because it is inherent to the III-V type crystals only that are semi-transparent for infrared radiation. Thermal-to-electric response could be got directly in the crystal lattice without any delay while MESFET is also capable to rapid operation with pulse rise about  $10^{-11} s$ . So the inertialess is one of the advantages of new device.

In GaAs and related crystals the absorption and transparency may be "resonant" in the range over 8-14 microns but an enlightenment layer is desirable in order to decrease IR reflection. Fig.2 shows the reflection coefficient for the 100  $\mu m$  wafer thickness near 10  $\mu m$  wavelength as a function of GaAs dielectric absorption  $K''$ . The last depends on doping and can be controlled. At increased absorption the IR reflection is rather small but the only close-to-surface part of the wafer can work as transducer. In the opposite case IR radiation is absorbed in all bulk wafer while the reflection gains resonant character, Fig.2. The reflection coefficient passes through minimum and increases thereafter. The device with internal absorption could be applied for a very fast IR pulses measurement.

Modulation frequency of IR-radiation in the III-V crystal "pyrodetector" depends on the equilibrium concentration of charge carriers. In the standard ( $10^{-9} Ohm^{-1}m^{-1}$  conductivity) semi-insulating GaAs the screening of pyroelectric field is overlooked at the modulation frequency 1 KHz. In some GaAs-III-V solid solutions this frequency would be reduced to 20 Hz.






Fig.2 IR reflection coefficient modulus versus IR wavelength and GaAs crystal absorption coefficient ( $K''$  is the imaging part of complex dielectric permittivity).



The MESFET discussed below contains a high-level doped epitaxial layer deposited onto semi-insulated wafer-substrate, Fig.3. The submicron MESFET conducting channel is located near the boundary: epitaxial layer - substrate that is in the vicinity of potential energy minimum. The last is formed by the back-biased Schottky barrier and by the contact potential barrier from substrate. The response  $E_p$  is capable to change the potential barrier height and shape.




Fig.3. The shape of potential in the under-gate vicinity of channel: s - source, g - gate, d - epitaxial layer thickness,  $E_p$  - pyroelectric field.

Produced by the charge carriers diffusion into semi-insulating substrate from channel, the enrichment layer plays a crucial role in source-drain (S-D) conductivity if the channel length is less than  $1 \mu\text{m}$ . It is in short channel MESFET where S-D conductivity is strongly dependent on substrate potential due to the variations of the enrichment layer thickness. The last could be controlled by the wafer internal electric field  $E_p$ . Moreover, this field changes channel length that in its turn also controls a MESFET drain current.

Quasi two dimensional kinetic model [5] and the Monte-Carlo method [6] were used for MESFET pyrotransistor simulation. In the course of modelling of short-channel structure the main peculiarities of submicron device were accounted. Those are: drift speed overshoot, the substrate shunting influence and electrogradient effects. Some processes in the interface layer are also connected with the injection of charge carriers and their redistribution between channel and substrate. Simulation predicts that realization of submicron field structure pyrotransistor is possible with following main parameters:  $0.5 \mu\text{m}$  distance between drain and source electrodes;  $0.2 \times 500 \mu\text{m}$  gate size;  $0.06 \mu\text{m}$  thickness of epitaxial layer that has  $4 \cdot 10^{17} \text{ cm}^{-3}$  doping level;  $100 \mu\text{m}$  thickness of substrate-wafer with a  $2 \cdot 10^{14} \text{ cm}^{-3}$  doping level. This structure is possible to arrange over  $50 \times 50 \mu\text{m}^2$  crystal area in a meander type design. Simulations show the most profitable drain current control could be got near the threshold region of MESFET characteristics (if the gate potential is close to the pinch-off voltage). This mode of operation provides also the least noise factor of MESFET.




Fig.4. Detector cell in the crystal array: 1 - schematized MESFET, 2 - substrate (wafer), 3 - metallized ridges, 4 - absorbent layer in the valley, 5 - readout circuits.

As a result the wafer heating on  $0.1 \text{ K}$  leads to drain current change in  $40 \mu\text{A}$  at gate potential  $V_g = 0 \text{ V}$ . At the gate potential  $V_g = -1 \text{ V}$  the change of drain current is  $50 \mu\text{A}$ .

Fig.4 shows the topology of "single cell-element" and its environment in form of valleys and ridges. Produced by the etching, a stepwise back-face of wafer is required to the partial clamping realization. The finned design provides IR reflection from metallized ridges and practically full absorption of valleys covered by IR-absorbent layer or by enlightenment layer if the wafer absorption is intrinsic. Each valley is an under-MESFET "pyroelectric" region.

#### Conclusion

Planar strain limitation in the [111]-cut of III-V type of semi-insulating crystals opens up possibilities for new type of microelectronic sensor that is uncooled and one-crystal array. The last has advantages as over semiconductor photonic arrays that need cooling so over pyroelectric ones produced by hybrid processing.

Hundreds of pyrotransistors on the same wafer would form matrix thermal image processor which sensitivity increases as square root from cells number. The current status of microelectronics can guarantee the identity of each cell in this one-crystal.

#### References

- [1] R.Watton, "Ferroelectric materials and IR bolometer arrays: from hybrid arrays towards integration", *Integrated Ferroelectrics*, vol.4, pp.175-186, 1994.
- [2] Y.M.Poplavko and L.Pereverzeva, "Artificial pyroelectricity in GaAs", *Journ.Tech.Fiziki (Russian)*, vol.62, pp.93-98, 1992.
- [3] L.B.Schein, P.J.Cressman and L.E.Cross, "Electrostatic measurements of tertiary pyroelectricity in partially clamped  $\text{LiNbO}_3$ ", *Ferroelectrics*, vol.22, pp.945-948, 1979.
- [4] Y.M.Poplavko and L.P.Pereverzeva, "Pyroelectricity of partially clamped piezoelectrics", *Ferroelectrics*, vol.130, pp. 361-366, 1992.
- [5] V.A.Moskalyuk and V.I.Timofeyev, "The simulation of electronic processes in channel and substrate of submicron field effect transistor", *Electronic technique, Microwave electronics*, No 2(426), pp.22-27, 1990.
- [6] V.V.Minakov, V.A.Moskalyuk and V.Timofeyev, "Submicron field effect analyser of some transistor models for adaptive designs", *Izvest.vuzov USSR, Radioelectronica*, vol.30, pp.64-72, 1988.