Українською
  In English
Збирач потоків
Top Stealth Fighter Jets in India
India’s pursuit of advanced stealth fighter technology has been a focal point in its defense modernization efforts. As of 2025, the Indian Air Force (IAF) operates a fleet that includes aircraft with varying degrees of stealth capabilities, while ambitious indigenous projects are underway to enhance its aerial prowess.
Current Stealth-Enhanced Aircraft in the IAFWhile the IAF does not currently field a fully stealth fifth-generation fighter, it operates several aircraft with stealth features:
- Dassault Rafale: India has inducted 36 Rafale fighters, which, although not classified as fifth-generation stealth aircraft, incorporate stealthy design elements and advanced avionics to reduce radar cross-section.
- Sukhoi Su-30MKI: The Su-30MKI is a twin-engine multirole air superiority fighter developed by Russia’s Sukhoi and built under license by India’s Hindustan Aeronautics Limited (HAL). While not a stealth aircraft, efforts have been made to reduce its radar signature through various upgrades.
India’s most ambitious endeavor in stealth technology is the development of the Advanced Medium Combat Aircraft (AMCA), a fifth-generation stealth fighter designed to bolster the IAF’s capabilities.
In March 2024, the Cabinet Committee on Security (CCS) approved the full-scale engineering development of the AMCA, allocating over ₹15,000 crore for the creation of five prototypes and a structural test specimen. The Aeronautical Development Agency (ADA) of the Defence Research and Development Organisation (DRDO) is spearheading this project.
Key Features of the AMCA- Stealth Design: The AMCA will feature advanced stealth characteristics, including serpentine air intakes, internal weapon bays, radar-absorbing materials, and conformal antennas, all aimed at minimizing its radar cross-section.
- Supersonic Cruise Capability: The aircraft is expected to achieve supersonic speeds without afterburners, enhancing its operational efficiency and reducing infrared signatures.
- Advanced Avionics: Integration of sensor fusion, multi-sensor data integration, and an Active Electronically Scanned Array (AESA) radar will provide superior situational awareness and combat capabilities.
The first AMCA prototype is slated to roll out within four years from the CCS approval, with its maiden flight anticipated a year thereafter. Comprehensive flight testing and certification processes are expected to culminate in the aircraft’s induction into the IAF by 2035.
The initial two squadrons of the AMCA will be powered by GE-F414 engines, developed in collaboration with a foreign partner. Subsequent variants, designated as AMCA Mark-2, will feature more powerful engines, with potential partners including General Electric, Rolls-Royce, and Safran.
Challenges and Strategic SignificanceDeveloping a fifth-generation stealth fighter presents significant challenges, particularly in mastering stealth technology and advanced avionics. India’s previous attempt with the Kaveri engine project in the 1990s faced hurdles, underscoring the complexity of such endeavors. However, renewed efforts and international collaborations aim to overcome these obstacles.
The successful development and induction of the AMCA will position India among a select group of nations capable of producing advanced stealth fighters, significantly enhancing its air combat capabilities and strategic autonomy.
ConclusionAs of latest, while the Indian Air Force operates aircraft with certain stealth features, the realization of a fully indigenous stealth fighter remains a work in progress. The AMCA project represents a pivotal step toward achieving this goal, reflecting India’s commitment to advancing its defense technology and securing its airspace with homegrown solutions.
The post Top Stealth Fighter Jets in India appeared first on ELE Times.
Philip Brace to succeed Liam K. Griffin as president & CEO of Skyworks
Interesting screen connection method
![]() | I disassembled this "recalibrateable" Caliper and I was wondering why the LCD came off like this with no clear way for the signals to travel to it, I can only assume this is a very interesting way for them to recalibrate it without having to add more pins/pads. [link] [comments] |
I made a mini-PCIe card that has two isolated CAN FD interfaces
![]() | submitted by /u/liamkinne [link] [comments] |
Soldering cobot
![]() | Soldering cobot I've made few months ago. It's based on UR5-e cobot with a JBC soldering tip. All is automated. [link] [comments] |
На війні загинув випускник ІАТЕ Валерій Потоскуєв
На війні загинув випускник нашого університету Валерій Потоскуєв (28.06.1997 – 10.01.2025).
EEVblog 1666 - Blown SMD Component Indenitifcation
I love the magic smoke at late night..
![]() | submitted by /u/Mindless-Topic-5108 [link] [comments] |
Navitas’ GaN and SiC devices adopted in Dell’s family of 60–360W AI notebook adapters
MACOM European Semiconductor Center wins multi-year contract for France 2030-funded MAGENTA program
Teledyne HiRel releases wideband 50GHz RF switch for K bands and beyond
⭐ Запрошуємо на День відкритих дверей КПІАбітFest 15 лютого ОНЛАЙН!
Пропонуємо розглянути актуальні й корисні для майбутніх абітурієнтів теми:
A WESTINGHOUSE KX-642 Supervisory Control Protector Tube
![]() | I cool find on some decommissioned equipment. [link] [comments] |
Converting from average to RMS values

We had a requirement to measure the RMS value of a unipolar square wave being fed to a resistive load. Our resistive loads were light bulb filaments (Numitrons) so the degree of brightness was dependent on the applied RMS.
Our digital multimeters did not have an RMS measurement capability, but they could measure the average value of the waveform at hand.
Conversion of a measured average value to the RMS value was accomplished by taking the average value and dividing that by the square root of the waveform’s duty cycle.
The applicable equations are shown in Figure 1.
Figure 1 Equations used to convert a measured average value to RMS value by taking the average value and dividing that by the square root of the waveform’s duty cycle.
John Dunn is an electronics consultant, and a graduate of The Polytechnic Institute of Brooklyn (BSEE) and of New York University (MSEE).
Related Content
- RMS stands for: Remember, RMS measurements are slippery
- Root mean square versus root sum square
- When do you need true rms?
- Rise Time: The Role of RMS
The post Converting from average to RMS values appeared first on EDN.
Flip ON flop OFF

Toggle, slide, push-pull, push-push, tactile, rotary, etc. The list of available switch styles goes on and on (and off?). Naturally, as mechanical complexity goes up, so (generally) does price. Hence simpler generally translates to cheaper. Figure 1 goes for economy by adding a D-type flip-flop and a few discretes to a minimal SPST momentary pushbutton to implement a classic push-on, push-off switch.
Figure 1 F1a regeneratively debounces S1 so F1b can flip ON and flop OFF reliably.
Wow the engineering world with your unique design: Design Ideas Submission Guide
An (almost) universal truth about mechanical switches, unless they’re the (rare) mercury-wetted type, is contact bounce. When actuated, instead of just one circuit closure, you can expect several, usually separated by a millisecond or two. This is the reason for the RC network and other curious connections surrounding the F1a flip/flop.
When S1 is pushed and the circuit closed, a 10 ms charging cycle of C1 begins and continues until the 0/1 switching threshold of pin 4 is reached. When that happens, poor F1a is simultaneously set to 1 and reset to 0. This contradictory combination is a situation no “bistable” logic element should ever (theoretically) have to tolerate. So, does it self-destruct like standard sci-fi plots always paradoxically predict?
Actually, the 4013-datasheet truth table tells us that nothing so dramatic (and unproductive) is to be expected. According to that, when connected this way, F1a simply acts as a non-inverting buffer with pin 2 following the state of pin 4, snapping high when pin 4 rises above its threshold, and popping low when it descends below. Positive feedback through C1 sharpens the transition while ensuring that F1a will ignore the inevitable S1 bounce. Meanwhile the resulting clean transition delivered to F1b’s pin 11 clock pin causes it to reliably toggle, flipping ON if it was OFF and flopping OFF if it was ON where it remains until S1 is next released and then pushed again.
Thus, the promised push-ON/push-OFF functionality is delivered!
The impedance of F1b’s pin 13 is supply-voltage dependent, ranging from 500 Ω at 5 V to 200 Ω at 15 V. If the current demand of the connected load is low enough, then power can be taken directly from F1b pin 13 and the Q1 MOSFET is unnecessary. Otherwise, it is, and a suitably capable transistor should be chosen. For example, the DMP3099L shown has an Ron less than 0.1 Ω and can pass 3 A.
But what about that “no switch at all” thing?
The 4013 input current is typically only 10 pA. Therefore, as illustrated in Figure 2, a simple DC touchplate comprising a small circuit board meander can provide adequate drive and allow S1 to be dispensed with altogether. It’s hard to get much cheaper than that.
Figure 2 An increase in RC network resistances allows substitution for S1 with a simple touchplate.
Stephen Woodward’s relationship with EDN’s DI column goes back quite a long way. Over 100 submissions have been accepted since his first contribution back in 1974.
Related Content
- Setup and Hold Time Basics
- Use an op amp as a set/reset flip-flop
- New VFC uses flip-flops as high speed, precision analog switches
- CMOS flip-flop used “off label” implements precision capacitance sensor
The post Flip ON flop OFF appeared first on EDN.
Build ESD protection using JFETs in op amps

Design engineers aiming to protect the input and output of op amps have several options. They can use an electrostatic discharge (ESD) diode or input current-limiting resistor alongside a transient voltage suppressor (TVS) diode. However, both design approaches have limitations. Here is why an op amp with integrated JFET input protection has better design merits.
Read the full article at EDN’s sister publication, Planet Analog.
Related Content
- Op amps: the 10,000-foot view
- Op-Amp Measurements Explained
- New op amps address new—and old—design challenges
- Are you violating your op amp’s input-common-mode range?
- Op Amp Circuitry Ultra-High-Precision Resistor Usage: Matching and Stability Importance
The post Build ESD protection using JFETs in op amps appeared first on EDN.
Almost the exact split second of a capacitor spark from 2 angles
![]() | submitted by /u/Exploring-new [link] [comments] |
Процес очищення стічних вод в університеті
Згідно Закону України «Про водовідведення та очищення стічних вод» Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського» під’єднаний до міської централізованої мережі водовідведення (на умові оплати послуг з водовідведення згідно укладеного договору).
SBTi validates onsemi near-term science-based targets for emissions reduction
APC chooses Luminus as worldwide sales channel and go-to-market partner
Сторінки
